• +919751800789
  • 1croreprojects@gmail.com
  • Chennai, Tamilnadu

2015 – 2016 IEEE VLSI PROJECTS

Welcome to 1 Crore Project Centre Chennai, your premier destination for exploring the latest advancements in VLSI technology. If you’re a tech enthusiast or a student looking to dive into the world of 2015-2016 IEEE VLSI projects, you’ve come to the right place. Our center is dedicated to fostering innovation and providing top-notch guidance for VLSI projects that align with IEEE standards. Whether you’re seeking to enhance your knowledge or embark on an exciting project journey, our team is here to support your ambitions.

Our commitment to excellence sets us apart. At 1 Crore Project Centre Chennai, we understand the importance of staying updated with the latest trends in VLSI technology. That’s why we offer a wide range of meticulously curated 2015-2016 IEEE VLSI projects that cover various domains within the field. Our team of experienced professionals is always ready to assist you in choosing and executing the project that best suits your interests and goals. We take pride in providing a conducive environment where you can explore, learn, and innovate.

Join us at 1 Crore Project Centre Chennai and embark on a journey that will enrich your knowledge and open doors to exciting career opportunities. Our focus on 2015-2016 IEEE VLSI projects ensures that you gain hands-on experience with the latest technologies and methodologies in the VLSI domain. Don’t miss this chance to be a part of a dynamic community of learners and innovators. Contact us today to get started on your path to success in the world of VLSI technology.

IEEE VLSI Projects Title

  • A Modified Partial Product Generator for Redundant Binary Multipliers
  • An Efficient Hardware Implementation of Canny Edge Detection Algorithm
  • Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation
  • A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications
  • The Serial Commutator (SC) FFT
  • An Improved Signed Digit Representation Approach for Constant Vector Multiplication
  • High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels
  • A New XOR-Free Approach for Implementation of Convolutional Encoder
  • Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology
  • Implementation of a PID control PWM Module on FPGA
  • Built-in Self Testing of FPGAs
  • An FPGA-Based Cloud System for Massive ECG Data Analysis
  • Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip
  • VLSI Implementation of Fully Parallel LTE Turbo Decoders
  • A High Throughput List Decoder Architecture For Polar Codes
  • High-Performance NB-LDPC Decoder With Reduction of Message Exchange
  • A High-Speed FPGA Implementationof an RSD-Based ECC Processor
  • Low-Power ECG-Based Processor forPredicting Ventricular Arrhythmia
  • In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers
  • Configurable Parallel Hardware Architecture forEfficient Integral Histogram Image Computing
  • Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding
  • A Normal I/O Order Radix-2 FFT Architecture to ProcessTwin Data Streams for MIMO
  • Unequal-Error-Protection Error Correction Codes for theEmbedded Memories in Digital Signal Processors
  • A High-Performance FIR Filter Architecture forFixed and Reconfigurable Applications
Reach Us